A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR)
نویسنده
چکیده
DOI : 10.5121/vlsic.2010.1401 1 A Simulation Experiment on a Built-In Self Test Equipped with Pseudorandom Test Pattern Generator and Multi-Input Shift Register (MISR) Afaq Ahmad Department of Electrical and Computer Engineering College of Engineering, Sultan Qaboos University P. O. Box 33, Postal Code 123; Muscat, Sultanate of Oman Telephone: (+ 968) 2414 1327 Fax: (+968) 2441 3416 [email protected]
منابع مشابه
Logic BIST Scheme for Intra-/Inter-clock-domain At-Speed Testing
1. Introduction Logic Built-In Self-Test (BIST) schemes based on STUMPS structure use on-chip circuitry to generate test stimuli and analyze test responses, with little or no help from an ATE. The STUMPS (Self-Test Using a MISR and Parallel Shift register sequence generator) structure applies pseudo-random patterns generated by a PRPG (Pseudo-Random Pattern Generator) to a full-scan circuit in ...
متن کاملVLSI Implementation of Low Power Decompressor Using PRESTO Generator
This paper deals with a low-power programmable (PRESTO) generator for creating pseudo-random test patterns with desired toggling levels and improved fault coverage versus the state-of-the-art built in self test (BIST) based pseudorandom test pattern generator. A PRESTO generator involves a linear finite state machine (linear feedback shift register or a ring generator) and an auxiliary circuit ...
متن کاملSingle Core Hardware Modeling of Built-in-Self-Test for System on Chip Design
This study describes a hardware modeling environment of built-in-self-test (BIST) for System on Chip (SOC) testing to ease the description, verification, simulation and hardware realization on Altera FLEX10K FPGA device. The very high speed hardware description language (VHDL) model defines a main block, which describe the BIST for SOC through a behavioral and structural description. The three ...
متن کاملLow Transition-Generalized Linear Feedback Shift Register Based Test Pattern Generator Architecture for Built-in-Self-Test
Problem statement: In Built-In Self-Test (BIST), test patterns are generated and applied to the Circuit-Under-Test (CUT) by on-chip hardware; minimizing hardware overhead is a major concern of BIST implementation. In pseudorandom BIST architectures, the test patterns are generated in random nature by Linear Feedback Shift Registers. This normally requires more number of test patterns for testin...
متن کاملDesign of accumulator Based 3-Weight Pattern Generation using LP-LSFR
The objective of the BIST is to reduce power dissipation without affecting the fault coverage. Weighted pseudorandom built-in self test (BIST) schemes have been utilized in order to drive down the number of vectors to achieve complete fault coverage in BIST applications. Weighted sets comprising three weights, namely 0, 1, and 0.5 have been successfully utilized so far for test pattern generati...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- CoRR
دوره abs/1102.0884 شماره
صفحات -
تاریخ انتشار 2010